

Claims

WHAT IS CLAIMED IS:

- Sub GT 17
- 10 1. ~~A power consumption reduction circuit comprising:~~
a memory clock source; and
a memory clock divider circuit, operatively coupled to the memory clock source, that generates divided memory clock output signals as a plurality of corresponding independent clock signals and selectively activates at least some of the plurality of independent clock signals in ~~response to received condition data.~~
- 15 2. The circuit of claim 1 further including an engine clock source operatively coupled to a switching circuit that generates an output clock signal that is selectively coupled as a clock signal to at least one of: a video overlay engine, a video capture engine, I2C control logic and a multimedia port such that the switching circuit disables the output clock signal based on at least one of the following condition data: standby mode data, video overlay enable data, video capture enable data, I2C enable data, and multimedia port enable data.
- 20 3. The circuit of claim 1 further including a variable memory clock control circuit operative to vary a speed of the memory clock based on a type of memory request from a plurality of memory requestors.
- 25 4. The circuit of claim 1 including a plurality of memory read latch circuits and a memory read latch control circuit operative to dynamically activate and deactivate the plurality of memory read latches based on detected memory read requests to facilitate memory access activity based power reduction.
- 30 5. The circuit of claim 4 wherein the memory read latch control circuit generates a read latch enable signal and includes:



5

10

[illegible]

8
5
A power consumption reduction circuit comprising:

a memory clock source;

a memory clock divider circuit, operatively coupled to the memory clock source, that generates divided memory clock output signals as a plurality of corresponding independent clock signals and selectively activates least some of the plurality of independent clock signals in response to received condition data;

10 a engine clock source operatively coupled to a switching circuit that generates an output engine clock signal that is selectively coupled as a clock signal to each of a plurality of registers associated with at least one of: a video overlay engine, a video capture engine, I2C control logic and a multimedia port, such that the switching circuit disables the output engine clock signal in response to receiving condition data; and

15 a plurality of memory read latch circuits and a memory read latch control circuit operative to dynamically activate and de-activate the plurality of memory read latches based on detected memory read requests to facilitate memory access activity based power reduction.

20 9. The circuit of claim 8 further including a variable memory clock control circuit operative to vary a speed of the memory clock based on a type of memory request from a plurality of memory requestors.

25 10. The circuit of claim 8 wherein the memory read latch control circuit generates a read latch enable signal and includes:

a read data latency compensation circuit; and

a gating circuit responsive to the read latch control signal and a memory clock signal operative to selectively enable and disable memory read latches as a function of memory requests.

11. The circuit of claim 10 including a multiplexer having an output operatively coupled to the gating circuit, a first input coupled to receive the memory clock signal, and a second input coupled to receive a memory clock feedback signal wherein the multiplexer is controlled to output at least one of the memory clock signal or the memory clock feedback signal to emulate clock delay in the circuit layout.

12. The circuit of claim 8 wherein the memory clock divider circuit includes a plurality of logic circuits, wherein each logic circuit outputs one of the plurality of corresponding independent clock signals and wherein each logic circuit is coupled to operatively receive different condition data associated with different condition data sources.

sub A3 B5

43

A power consumption reduction method comprising:

generating divided memory clock output signals as a plurality of corresponding independent clock signals;

selectively activating least some of the plurality of independent clock signals in response to received condition data ;

selectively coupling an engine clock signal to each of a plurality of registers associated with at least one of: a video overlay engine, a video capture engine, I2C control logic and a multimedia port to selectively disable the output engine clock signal in response to receiving condition data; and

dynamically activating and de-activating a plurality of memory read latches based on detected memory read requests to facilitate memory access activity based power reduction.

5

10

15

14. The method of claim 13 further including varying a speed of the memory clock based on a type of memory request from a plurality of memory requestors.

15. The method of claim 13 including:

generating a read latch control signal based on a read data latency compensation duration; and

selectively enabling and disabling memory read latches based on the read latch control signal and as a function of memory requests.

20

sub B6

25

16. The method of claim 13 including:

outputting one of the plurality of corresponding independent clock signals from a different divider circuit based on receiving different condition data associated with different condition data sources.

add B7

add D7